

IN THE
UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Kourosh GHARACHORLOO et al.

Confirmation No.:

Application No.: Unassigned

Examiner:

Filing Date: Herewith

Group Art Unit:

Title: SYSTEM AND METHOD FOR LIMITED FANOUT DAISY CHAINING OF CACHE
INVALIDATION REQUESTS IN A SHARED-MEMORY MULTIPROCESSOR SYSTEM

Commissioner for Patents
PO Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is submitted:

- (X) under 37 CFR 1.97(b), or
(Within three months of filing national application; or date of entry of national application; or before mailing date of first office action on the merits; whichever occurs last)
- () under 37 CFR 1.97(c) together with either a:
() Statement under 37 CFR 1.97(e), or
() a \$180.00 fee under 37 CFR 1.17(p), or
(After the CFR 1.97 (b) time period, but before final action or notice of allowance, whichever occurs first)
- () under 37 CFR 1.97 (d) together with a:
() Statement under 37 CFR 1.97(e)(1) or (2), and
() a \$180.00 fee set forth in 37 CFR 1.17(p).
(Filed after final action, a notice of allowance, on or before payment of the issue fee)

Please charge to Deposit Account **08-2025** the sum of \$0.00. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **08-2025** pursuant to 37 CFR 1.25.

(X) Applicant(s) submit herewith Form PTO 1449 - Information Disclosure Citation together with copies, of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe(s) may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 CFR 1.56.

() A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO Form 1449, as presently understood by the individuals(s) designated in 37 CFR 1.56 (c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on form PTO 1449 and is enclosed herewith.

It is requested that the information disclosed herein be made of record in this application.

"Express Mail" label no. **EV303486085US**

Date of Deposit **09/26/2003**

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, Alexandria, VA 22313-1450.

By

Typed Name: Colleen F. Brown

Respectfully submitted,

Kourosh GHARACHORLOO et al.

By

Jonathan M. Harris

Attorney/Agent for Applicant(s)

Reg. No. **44,144**

Date: **09/26/2003**

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	ATTY. DOCKET NO.	APPLICATION NO.	CONFIRMATION NO.
	200302257-2		
	APPLICANT		
	Kour sh GHARACHORLOO t al.		
	FILING DATE	GROUP	
	Herewith		

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
	1A	5,634,110	05-1997	Laudon et al.	
	1B	6,493,809	12-2002	Safranek et al.	
	1C				
	1D				
	1E				
	1F				
	1G				
	1H				
	1I				
	1J				
	1K				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
	1L					
	1M					
	1N					
	1O					
	1P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

	1Q	Beng-Hong Lim et al., "Reactive Synchronization Algorithms for Multiprocessors," Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operation Systems (ASPLOS VI), pages 25-35, October 1994.
	1R	Luiz A. Barroso et al., "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing," Copyright ACM 2000 (pages 282-293).
	1S	Brian N. Bershad et al., "Fast Mutual Exclusion for Uniprocessors," In Proceedings of 5th Conference on Architectural Support for Programming Languages and Operating Systems, October 1992, pages 223-233.

EXAMINER

DATE CONSIDERED

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	ATTY. DOCKET NO. 200302257-2	APPLICATION NO.	CONFIRMATION NO.
	APPLICANT Kour sh GHARACHORLOO et al.		
	FILING DATE Herewith	GROUP	

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
	1A				
	1B				
	1C				
	1D				
	1E				
	1F				
	1G				
	1H				
	1I				
	1J				
	1K				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
	1L					
	1M					
	1N					
	1O					
	1P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

1Q	J. Eliot et al., "Concurrency Features for the Trellis/Owl Language," In the proceedings of European conference on Object-Oriented Programming 1987 (ECOOP '87), Paris, France, June 1987, pages 171-180.
1R	David A. Patterson, "Computer Architecture A Quantitative Approach," Second Edition, Published 1990, 2nd edition 1996, pages 679-685.
1S	

EXAMINER

DATE CONSIDERED